MSL2164和MSL2166器件以高電流精度和LED串匹配來(lái)驅(qū)動(dòng)外部MOSFET， 這些器件具有愛特梅爾LED驅(qū)動(dòng)器產(chǎn)品系列中最寬的調(diào)光分辨率，能夠提高對(duì)比度，與其它解決方案相比，功耗降低至少20%。過(guò)去，TV OEM廠商必須計(jì)算合適的參數(shù)，以便有效地照亮所要求的顯示屏背光區(qū)域。LED驅(qū)動(dòng)器將生成算法以設(shè)置合適的LED串相位，優(yōu)化背光與LCD面板的同步。 OEM廠商必須經(jīng)常執(zhí)行附加算法以調(diào)節(jié)LED串相位，確保背光在幀刷新期間完全同步。MSL2164和MSL2166具有多種脈寬調(diào)制(PWM)模式， 包括正向、逆向、拖尾和中心，由于新器件中集成了定時(shí)算法，設(shè)計(jì)復(fù)雜性得以降低，這確保背光在所有LCD像素已經(jīng)穩(wěn)定的最佳時(shí)刻照亮。

The MSL2164 and MSL2166 are highly integrated, flexible,16-string LED drivers that use external MOSFETs to allowhigh LED string currents and/or voltage. They include powersupply control to maximize efficiency and an advancedPWM dimming control circuit for regional dimming and 3DLED backlights. The drivers optionally connect to a videosubsystem to offer a simple architecture for use in LCD TVbacklight applications. Up to eight devices easily connecttogether to drive large numbers of LED strings in a system.

MSL2164引腳圖：

MSL2164功能框圖：

The drivers provide multiple methods of controlling LEDbrightness, through both LED regulation current control andthrough PWM dimming. Set the LED current to control colorand use pulse width control for brightness management andmotion blur reduction. An on-chip EEPROM stores all thedefault control register values, which are applied at start-upand reconfigured through the serial data interface.

MSL2164時(shí)序圖：

The MSL2164/MSL2166 interface to a microcontroller or FPGA via SPI. The 20MHz bus addressable SPI interfacesupports up to eight devices per Chip Select line. LED PWMdimming is internally generated and synchronized to thevideo VSYNC and HSYNC signals or directly controlled by anexternal PWM drive signal applied to the PWM input. Theyalso feature phase spreading when external PWM dimming,with a progressive 1/16 phase delay per string to reduceLED power supply transient load and reduce power supplyinput capacitor size.

PWM dimming is either synchronized to an external signalapplied to PHI, generated from the internal oscillator forstand-alone applications or set directly by a signal at thePWM input. For video systems, derive the PHI signal fromVSYNC. A 1x to 32x frequency multiplier processes PHIfor PWM dimming at multiples of the video frame rate.

Individually program each string’s “on” time with up to 12-bitresolution when using the integrated PWM generator. Thefinal PWM dimming resolution depends upon the ratio of theprocessed GSC to processed PHI frequencies, because the“on” time is an integer number of GSC clock cycles between0 and 4095, and is scaled by the value of the 12-bit globalintensity register. Phase delay is also an integer number ofprocessed GSC clock cycles, to synchronize timing to thevideo frame. An on-chip frequency multiplier is provided inorder to fully utilize the 12-bit dimming range. The “on” timecount can be further scaled by a 12-bit global intensity value.

The processed GSC signal (the signal after being frequencymultiplied or divided, from either internally or externallygenerated signal at GSC) precisely sets each string’s phasedelay so that it is synchronized to its physical position onthe LCD panel, relative to the beginning, middle or endof the video frame. There are four different types of PWMmodulation modes, each defined by the part of the “on”time or off-time set by the PHDLYn[11:0] register (part of theSTRnSET register). The modes are “forward,” “center,” “reverse,” and “inverse”. All four modes use the PHDLYnregister to set the defined edge, and PWMn[11:0] to setthe “on” time as a number of processed GSC pulses.

Thefour different modes and register definitions are illustratedin the figure below, showing the current waveforms. Thedelay for string 0 is held at 0, and the PWM width is thesame for both strings and all the modes. Datan in thefigure refers to both the dimming data and the phase delaydata presented for the nth frame. For “forward” modePHDLYn specifies the number of processed GSC cyclesafter the processed PHI edge that the string “on” timebegins and the PWMn register specifies the “on” time.

In this mode the falling edge varies with the “on” timewidth programmed in the PWMn register, with the risingedge held constant. In “center” mode, the delay is setfrom the processed PHI edge to the center of the PWM onpulse with width set by the PWMn register. Both the risingand falling edge vary based on the PWMn with the centerheld constant within a processed GSC cycle. In “reverse”mode, the PHDLYn sets the delay from the next frame’sprocessed PHI edge to the falling edge of the PWM “on”time and the PWMn register determines the PWM “on”time. Therefore the rising edge varies with PWMn and thefalling edge is held constant. In “inverse” mode, the delayis set from the next frames PHI edge backwards to thefalling edge of the “on” time. The rising edge varies withthe PWMn register, while the falling edge is held constant.

相關(guān)閱讀：

最實(shí)用的LED驅(qū)動(dòng)設(shè)計(jì)的18個(gè)經(jīng)典案例分析，原理，電路，方案，驗(yàn)證，一網(wǎng)打盡

推薦閱讀：

1.MSL2164:16串LED驅(qū)動(dòng)器應(yīng)用案例精講

摘 要：這些LED驅(qū)動(dòng)器可與愛特梅爾tinyAVR®、megaAVR和AVR XMEGA等AVR®微控制器(MCU) 無(wú)縫集成。微控制器處理定時(shí)和調(diào)光指令，將數(shù)據(jù)發(fā)送給MSL2164和MSL2166器件。 AVR器件與固件提供優(yōu)化整個(gè)背光設(shè)計(jì)的總體解決方案，提供相比競(jìng)爭(zhēng)解決方案更卓越的性能。