日本黄色一级经典视频|伊人久久精品视频|亚洲黄色色周成人视频九九九|av免费网址黄色小短片|黄色Av无码亚洲成年人|亚洲1区2区3区无码|真人黄片免费观看|无码一级小说欧美日免费三级|日韩中文字幕91在线看|精品久久久无码中文字幕边打电话

當(dāng)前位置:首頁 > 工業(yè)控制 > 電子設(shè)計自動化

Intersil 公司的ISL70001SEH是集成了MOSFET的輻射和SEE加固的高效同步降壓穩(wěn)壓器,輸入電壓3V到5.5V,輸出電壓從0.8V到輸入電壓的 ~85%,TJ ≤ +150℃時的輸出負載電流6A,效率大于90%,開關(guān)頻率1MHz或500kHz,輻射劑量為100 krad(Si),SEL和SEB LETTH 為86.4MeV/mg/cm2,主要用在FPGA, CPLD, DSP, CPU Core 和I/O電源,低壓大容量分布電源.本文介紹了ISL70001SEH主要特性,方框圖,主/從模式典型應(yīng)用電路,以及輻射加固FPGA電源參考設(shè)計和VIRTEX5MEZPWREV1Z 評估板框圖,電路圖,材料清單和PCB布局圖.

Rad Hard and SEE Hard 6A Synchronous Buck Regulator ISL70001SEH

The ISL70001SEH is a radiation hardened and SEE hardened high efficiency monolithic synchronous buck regulator with integrated MOSFETs. This single chip power solution operates over an input voltage range of 3V to 5.5V and provides a tightly regulated output voltage that is externally adjustable from 0.8V to ~85% of the input voltage. Output load current capacity is 6A for TJ < +145℃.

High integration and class leading radiation tolerance makes the ISL70001SEH an ideal choice to power many of today’s small form factor applications. Two devices can be synchronized to provide a complete power solution for large scale digital ICs, like field programmable gate arrays (FPGAs), that require separate core and I/O voltages.

ISL70001SEH主要特性:

• ±1% Reference Voltage Over Line, Load, Temperature and Radiation

• Current Mode Control for Excellent Dynamic Response

• Full Mil-Temp Range Operation (TA = -55℃ to +125℃)

• High Efficiency > 90%

• Fixed 1MHz Operating Frequency

• Operates from 3V to 5.5V Supply

• Adjustable Output Voltage

- Two External Resistors Set VOUT from 0.8V to ~85% of VIN

• Bi-directional SYNC Pin Allows Two Devices to be Synchronized 180° Out-of-Phase

• Device Enable with Comparator Type Input

• Power-Good Output Voltage Monitor

• Adjustable Analog Soft-Start

• Input Undervoltage, Output Undervoltage and Output Overcurrent Protection

• Starts Into Pre-Biased Load

• Electrically Screened to DLA SMD 5962-09225

• QML Qualified per MIL-PRF-38535 Requirements

• Radiation Hardness

- Total Dose [50-300rad(Si)/s] . . . . . . . . . . .100krad(Si) min

- Total Dose [<10mrad(Si)/s] . . . . . . . . . . . . .50krad(Si) min

• SEE Hardness

- SEL and SEB LETeff . . . . . . . . . . . . 86.4MeV/mg/cm2 min

- SEFI X-section (LETeff = 86.4MeV/mg/cm2) 1.4 x 10-6 cm2 max

- SET LETeff (< 1 Pulse Perturbation) 86.4MeV/mg/cm2 min

ISL70001SEH應(yīng)用:

• FPGA, CPLD, DSP, CPU Core or I/O Voltages

• Low-Voltage, High-Density Distributed Power Systems


圖1.ISL70001SEH方框圖

圖2.ISL70001SEH典型應(yīng)用框圖

圖3.ISL70001SEH 5V輸入電壓和主模式同步應(yīng)用電路圖

圖4.ISL70001SEH 3.3V輸入電壓和從模式同步應(yīng)用電路圖

This application note discusses the VIRTEX5MEZPWREV1Zboard, Intersil’s reference design to power FPGA’s in a radiation hardened environment. This particular board is optimized to power a Xilinx’s Virtex-5 FPGA and features the ISL70001SRH and ISL70002SRH, rad hard POL buck regulators along with the ISL75051RH rad hard LDO.

The Virtex-5 requires a core voltage of 1.0V, which is supplied by the ISL70002SRH, an auxiliary voltage of 2.5V, which is supplied by the ISL70001SRH, and an I/O voltage of 3.3V which is supplied by the ISL75051RH.

圖5.VIRTEX5MEZPWREV1Z 評估板框圖

The ISL70001SRH and ISL70002SRH are both radiation hardened and SEE hardened high efficiency, monolithic synchronous buck regulators with integrated MOSFETs. These single chip power solutions operate over an input voltage range of 3V to 5.5V and provide a tightly regulated output voltage that is externally adjustable from 0.8V to ~85% of the input voltage. The ISL70001SRH can provide up to 6A (TJ ≤ +145°C) of output current while the ISL70002SRH can provide up to 12A (TJ ≤ +150°C) of output current.

The ISL75051SRH is a radiation hardened, low voltage, high current, single output LDO specified for up to 3.0A of continuous output current. It can operate over an input voltage range of 2.2V to 6.0V and is capable of providing output voltages of 0.8V to 5V with an external resistor divider. Dropout voltages as low as 65mV can be realized with this device.


圖6.VIRTEX5MEZPWREV1ZA評估板電路圖(1)

圖7.VIRTEX5MEZPWREV1ZA評估板電路圖(2)

圖8.VIRTEX5MEZPWREV1ZA評估板電路圖(3)

圖9.輻射加固FPGA電源解決方案參考設(shè)計外形圖
VIRTEX5MEZPWREV1Z評估板材料清單:



圖10.VIRTEX5MEZPWREV1Z 評估板元件布局圖(頂層)

圖11.VIRTEX5MEZPWREV1Z 評估板元件布局圖(底層)
詳情請見:
http://www.intersil.com/content/dam/Intersil/documents/fn79/fn7956.pdf

http://www.intersil.com/content/dam/Intersil/documents/an17/an1707.pdf




本站聲明: 本文章由作者或相關(guān)機構(gòu)授權(quán)發(fā)布,目的在于傳遞更多信息,并不代表本站贊同其觀點,本站亦不保證或承諾內(nèi)容真實性等。需要轉(zhuǎn)載請聯(lián)系該專欄作者,如若文章內(nèi)容侵犯您的權(quán)益,請及時聯(lián)系本站刪除( 郵箱:macysun@21ic.com )。
換一批
延伸閱讀

如果說邏輯芯片的命題是如何在單位面積內(nèi)塞入更多晶體管,那么當(dāng)前隔離電源的終極挑戰(zhàn),則是如何在有限的體積內(nèi)封裝更高的功率。當(dāng)數(shù)字邏輯芯片的演進路徑從‘制程微縮’轉(zhuǎn)向‘先進封裝’,模擬電源領(lǐng)域也正在經(jīng)歷一場類似的范式轉(zhuǎn)移:功...

關(guān)鍵字: 隔離器 TI IsoShield AI數(shù)據(jù)中心 電動汽車 電源

中國,上?!?026年3月26日——低功耗可編程領(lǐng)域的領(lǐng)導(dǎo)者,萊迪思半導(dǎo)體(NASDAQ: LSCC)今日宣布正式加入英偉達(NVIDIA) Halos AI系統(tǒng)檢測實驗室生態(tài)體系。該實驗室是首個獲得美國國家標準協(xié)會認...

關(guān)鍵字: 物理人工智能 傳感器 FPGA

具有高精度、卓越的相位偏移性能與高頻帶寬

關(guān)鍵字: 傳感器 電源 逆變器

全新 SRN3010BTA-330M 型號具備高感值,可優(yōu)化電路性能,并采用底部焊接引線設(shè)計以提升可靠性。

關(guān)鍵字: 功率電感 DC-DC 轉(zhuǎn)換器 電源

美國德州圣安東尼奧--(BUSINESS WIRE) -- (美國商業(yè)資訊) --,2026年3月23日訊 – 深耕于高壓集成電路高能效功率轉(zhuǎn)換領(lǐng)域的知名公司Power Integrations(納斯達克股票代號:POW...

關(guān)鍵字: 電源 反激式IC

在工業(yè)自動化的“神經(jīng)網(wǎng)絡(luò)”中,EtherCAT憑借其獨特的“飛過處理”機制,已成為實時控制領(lǐng)域的王者。不同于傳統(tǒng)以太網(wǎng)的存儲轉(zhuǎn)發(fā),EtherCAT數(shù)據(jù)幀在經(jīng)過每個從站時,硬件直接從中提取數(shù)據(jù)并插入響應(yīng),這種“邊飛邊修”的...

關(guān)鍵字: EtherCAT FPGA 總線

多用戶集中式電能表及其基于RS-485總線的遠程抄表系統(tǒng)在公寓 、學(xué)生宿舍 、商業(yè)建筑中已得到廣泛應(yīng)用 , 但有些項 目 的系統(tǒng)在初期運行過程中就存在抄表成功率不高的現(xiàn)象 , 其主要原因是RS-485抄表總線在施工過程中...

關(guān)鍵字: 多用戶集中式電能表 RS-485總線 智能抄表 施工缺陷 解決方案

在復(fù)雜的SoC芯片設(shè)計流程中,硬件與軟件的“割裂”往往是導(dǎo)致項目延期的元兇。當(dāng)RTL代碼還在仿真階段時,軟件團隊只能基于指令集模擬器(ISS)進行開發(fā),不僅速度慢如蝸牛,且無法捕捉真實硬件的時序細節(jié)。此時,F(xiàn)PGA原型驗...

關(guān)鍵字: SoC 硬件加速 FPGA

在工業(yè)4.0浪潮中,邊緣計算網(wǎng)關(guān)正成為連接物理世界與數(shù)字世界的核心樞紐。面對多路傳感器產(chǎn)生的海量數(shù)據(jù)洪流,傳統(tǒng)單芯片架構(gòu)已難以滿足實時性與算力的雙重需求。NVIDIA Jetson與FPGA的異構(gòu)組合,通過"前端FPGA...

關(guān)鍵字: 邊緣計算 NVIDIA Jetson FPGA

在電子設(shè)備的研發(fā)與生產(chǎn)流程中,電源模塊作為能量供給的核心組件,其性能優(yōu)劣直接決定了整個設(shè)備的穩(wěn)定性與可靠性。當(dāng)電源模塊的設(shè)計工作完成后,一套科學(xué)、全面的測量方案就成為檢驗其是否符合設(shè)計要求與實際應(yīng)用需求的關(guān)鍵標尺。通過系...

關(guān)鍵字: 電源 電壓
關(guān)閉